Abstract-In this paper, the experimental validation of a predictive current control strategy for a four-leg indirect matrix converter is presented. The four-leg indirect matrix converter can supply energy to an unbalanced three-phase load while providing a path for the zero sequence load. The predictive current control technique is based on the optimal selection among the valid switching states of the converter by evaluating a cost function, resulting in a simple approach without the necessity for modulators. Furthermore, zero dc-link current commutation is achieved by synchronizing the state changes in the input stage with the application of a zero-voltage space vector in the inverter stage. Simulation results are presented and the strategy is experimentally validated using a laboratory prototype.
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NOMENCLATURE

I
N recent years, the interest in matrix converters applications has increased [1] - [3] . Matrix converter topologies offer an "all silicon solution" for ac-ac power conversion, achieving sinusoidal input and output waveforms with bidirectional power flow and being capable of operating under high temperatures and pressures [4] - [6] . Moreover, due to the absence of electrolytic capacitors, matrix converters could be more compact, robust, and reliable when compared to conventional topologies [2] .
Compared to a conventional back-to-back converter, the physical space saved by a matrix converter has been estimated as 60%. This characteristic makes the matrix converter a suitable topology for specific applications such as wind-diesel topologies, distributed generation applications, emergency vehicles, military and aerospace applications, external elevators for building construction, and skin pass mills [2] , [7] , [8] .
As reported in [6] , there are a number of different topologies for direct ac-ac converters. Among them, the indirect matrix converter (IMC) has a similar performance to the standard direct matrix converter (DMC). The IMC is very similar to a back-toback converter but includes bidirectional switches in the rectifier and has no dc-link capacitor. The lack of a storage element offers the possibility to reduce losses because the commutation of the input stage can be achieve with zero dc-link current [9] , [10] .
When energy is supplied to a three-phase load, it may be necessary to take into account the unbalance nature of the load and the need for a path for the zero-sequence current. This path could be provided by connecting the neutral of the load to the neutral point of a zig-zag transformer [11] - [13] . However, this topology could be costly and bulky. Another option is to use a four-leg voltage source converter on the load side where the fourth leg would then provide the needed neutral connection for the load. As reviewed in [14] , there are several topologies that can handle zero-sequence voltage and current caused by an unbalanced source and/or load in three-phase fourwire systems. As reported in [15] - [18] , a matrix converter can also be used to supply energy to an unbalanced three-phase load.
The four-leg indirect matrix converter (4Leg-IMC) can be controlled and modulated using a carrier-based pulse width modulation (PWM) and three-dimensional space vector modulation (3D-SVM) techniques [17] - [22] . Compared to the carrierbased PWM technique, the 3D-SVM offers many advantages such as good dc-link utilization and minimum output distortion, but it has complex modeling and a higher computational requirements and is, therefore, not intuitive for implementation [21] , [22] .
Model predictive control (MPC) is an attractive alternative to the aforementioned classical methods due to its fast dynamic response and simple concept as well as the possibility to include constraints in the design of control. The idea of using a predictive controller for current control in power electronics was first presented in [23] . This was a unique very early paper, and very advanced for the time. This paper had a reduced impact at that time, mainly because microprocessors and the theory for predictive control were not sufficiently developed. Nowadays, this idea constitutes a real alternative for the control of power converters as reported in [24] - [26] . Thanks to the sustained increase of computational power of control platforms (such as digital signal processors, field programmable gate arrays (FPGAs), and dSPACE controllers) [27] , now the implementation of predictive control techniques as well as other more complex techniques such as fuzzy, adaptive, sliding mode, and genetic algorithms is possible [28] - [31] .
MPC techniques have been demonstrated as a potential alternative to control very complex power converters topologies such as matrix converters [26] . In fact, in [30] and [32] - [42] , several implementations for direct and indirect topologies have been presented. In [32] , [33] , and [42] , a predictive current control with instantaneous reactive power minimization has been proposed for both the three-phase DMC and IMC, which has been evaluated using a clean ac-source [32] , [42] and a distorted ac supply [33] . The main issue observed was that an instantaneous reactive power minimization can obtain input currents in phase with its respective source voltage, but it cannot ensure a sinusoidal waveform when distortion is presented in the ac source. In order to solve this issue, different implementations were proposed by the authors and summarized in [38] . Among them, an active damping implementation was proposed in [34] and [35] to improve the input current behavior, but this strategy mitigates only the current harmonics produced by the input filter and commutation of the switches but cannot mitigate any distortion of the ac supply. An imposed waveform for the input current was proposed in [36] and [37] , which effectively improves the input current but at the cost of an increased switching frequency. Other techniques such a fuzzy implementation in combination with predictive control and a predictive torque control for an induction machine fed by a DMC were proposed in [30] , [40] , and [41] , respectively, but at the cost of a more complex mathematical and prediction model. This paper presents the experimental use of finite-set modelpredictive control (FS-MPC) for the current control of 4Leg-IMCs. As reported in [43] - [45] , the FS-MPC utilizes an optimization function that considers all possible switching states. However, due to the discrete nature of the power converters and since the 4Leg-IMC has a finite number of switching states (sixteen for the inverter side and nine for the rectifier side), the predictions and optimizations are greatly simplified, and can thus be digitally implemented in current microprocessors. Moreover, this scheme does not require internal current control loops nor does it require modulators; thus, its complexity is greatly reduced. In [43] , the mathematical model of the converter and the predictive current control strategy were introduced, and the method is validated using simulation results. An improved control strategy was introduced in [44] in order to reduce the common-mode voltage. Rivera et al. [45] present a predictive voltage control strategy, which is very different to the idea presented and experimentally validated in this paper. In this paper, the topology of the converter is different because it includes an output filter that requires also a different mathematical and prediction model.
In this paper, the main novelty and contribution are: 1) Experimental implementation of a predictive current control strategy for a 4Leg-IMC . To the best of our knowledge, this is the first publication where a predictive current control strategy has been experimentally implemented and validated for a 4Leg-IMC, which constitutes the main contribution of this paper.
2) The experimental implementation of the zero dc-link current commutation strategy and delay compensation needed for discrete implementations.
II. FS-MPC OPERATING PRINCIPLE IN POWER CONVERTERS
As mentioned in [24] - [26] , FS-MPC considers a finite number of valid switching states for the converter to solve, at every sampling time T s , an optimization problem. Each valid switching state is considered to predict the behavior of the system by using a discrete model. The number of predictions is given by the number of valid switching states of the converter. Each prediction is compared with its respective reference using a predefined cost function. The switching state that minimizes this cost function is finally selected to be applied in the converter during the next sampling time. This is done without the need of any modulation stage.
A. Generalized FS-MPC Operating Principle
The basic structure of the FS-MPC strategy can be summarized as shown in Fig. 1 , where: 1) n : number of valid switching states of the converter; 2) x(k) : variables used in the model to calculate the predictions for each one of the n possible valid switching states of the converter; 3) x p (k + 1) : n prediction variables; 4) x * (k + 1) : reference variables. In order to explain the basic structure and operating principle of FS-MPC, the predictive current control strategy is considered 
for a well-known two-level voltage source inverter (2L-VSI), but this explanation could be easily extended to other topologies. The predictive current control strategy is performed by: 1) measuring the load currents (x(k) = i(k)); 2) predicting the behavior of the load currents for each valid switching state of the converter (x p (k + 1) = i p (k + 1)); 3) evaluating the cost function g for each prediction; 4) selecting the switching state that minimizes the cost function g min ; 5) applying the new switching state to the converter during the next period k + 1. In order to predict the load current, a mathematical model of the converter and load is necessary. The basic structure of the 2L-VSI is shown in Fig. 2 . Each leg contains two switches that connect the load to either the positive or negative line. As an operating constraint, only one switch on each leg must be conducting in order to avoid a short-circuit of the dc-link and to avoid interruption of the load current due to the inductive characteristic of the load. Thus, only two possible switching states are valid in each leg. Since this is a three-phase converter, a total of eight valid switching states can be applied; these are summarized in Table I .
It can be deduced from Fig. 2 that the output voltages are synthesized as a function of the inverter switching states and dc-link voltage
If a passive RL load is considered, the following relation can be formed:
A discrete model is necessary to perform the calculation and implementation of the predictive controller in a digital processor. By approximating the derivative
and replacing this in (2), the following discrete form of the load current equation is obtained:
where i(k) corresponds to the measurement of i at instant k and v(k) is given as a function of the valid switching states and the measurement of v dc at instant k, based on (1).
The prediction of i(k + 1) is compared with a predefined reference i * (k + 1) in a cost function, defined as
i * (k + 1) can be extrapolated by using the present and previous values of the current reference as
If T s is sufficiently small, then for simplicity, it can be assumed that i
The switching state that minimizes g(k + 1) is selected and applied to the converter during the next sampling time, and this procedure is repeated at every sampling time.
As the main objective of this section is to provide to the reader a general overview of the operating principle of FS-MPC, there are some issues that have not been considered in this paper but have already discussed in [26] . Among them, the most critical issues that must be taken into consideration are uncertainties in the prediction model, mainly due to parameter variations under different operation conditions and also measurement errors, other discretization methods for instance Euler approximations, horizon predictions longer than one, and the cost function to be considered (quadratic, square, absolute error, etc.).
III. FOUR-LEG INDIRECT MATRIX CONVERTER
The topology of the 4Leg-IMC is shown in Fig. 3 . This circuit consists of two power stages: the rectifier with bidirectional switches and a three-phase four-leg voltage source inverter with unidirectional switches. Both stages are linked by a dc-link without any storage element; its weight and size are thus reduced and the reliability of the system is improved when compared to conventional topologies. A filter is required at the input side in order to protect the converter from overvoltages as well as to mitigate the harmonic content in the input current due to the commutation of the switches.
From Fig. 3 , it is possible to identify the relation between input and output variables of the converter in order to define its mathematical model. The dc-link voltage v dc is given as a T and the instantaneous input transfer matrix as
with
Similarly, the input currents
T can be synthesized as a function of the dc-link current i dc and the transpose of the matrix T r
The dc-link current i dc is defined as a function of the output current vector i = [i u i v i w ] T and the instantaneous transfer matrix of the inversion stage
The output three-phase
T can be synthesized as a function of the dc-link voltage v dc and the transpose of the matrix
The neutral current i n circulating through the fourth leg is given by
As mentioned above, a filter is used on the input side in order to avoid overvoltages and mitigate the harmonic distortion caused by the commutations. This filter has a second-order model defined as
where L f is the inductance, R f is the resistor, and C f is the capacitor of the input filter. 
On the output side, and assuming a resistive-inductive load, the following equation describes the behavior of the load:
with R and L being the load resistor and inductance, respectively. Tables II and III summarize the respective switching states of the 4Leg-IMC, which are valid for the formulation of the mathematical model of the converter, and they must be taken into consideration by the predictive algorithm. These tables correspond to the nine and sixteen valid switching states for the rectifier and the inverter stages, respectively. By considering the constraints of no short circuits at the input and no open lines in the output, there are 144 possible switches combinations for the 4Leg-IMC. Another operational condition for this converter is that the dc-link voltage must always be positive v dc > 0. As indicated in (7), the dc-link voltage is synthesized by the rectifier stage switches and the input voltages v i . At any instant, only three of the nine valid switching states can be applied to the rectifier stage to produce a positive dclink. For this reason, at every sampling time, only three of the nine valid switching states are considered [9] , [32] . The number of valid switching states is, therefore, reduced to 48. It should be noted that the 4Leg-IMC topology includes an extra degree of freedom that alleviates the complexity of the commutation sequence, the zero dc-link current commutation. This approach has been introduced in [5] , [9] , and [32] , and commutates the three-phase to two-phase matrix converter (rectifier stage) during a freewheeling operation when either all the upper devices or all the lower devices in the inverter circuit are gated. It is important to make sure that short-circuit of the input lines is avoided. The open circuit of the load in this case would not cause any problem as the dc-link current would be zero. The zero dc-link current commutation, therefore, allows a dead-time commutation of two bidirectional switches on the input side during the period of time while the inverter stage is in a freewheel state. At first sight, the main advantage of this commutation technique is the reduction in the switching losses of the input stage which would be negligible as it can be arranged to commutate at zero current.
IV. PROPOSED PREDICTIVE CURRENT CONTROL STRATEGY FOR THE 4LEG-IMC
A. Control Scheme
The control strategy validated experimentally in this paper is shown in Fig. 4 . The aim of this method is to determine the optimum switching state of the converter, which generates the least amount of tracking error with respect to the load reference, and to apply this state at the next commutation. Further, the control strategy must also assume a positive voltage in the dc-link. To comply with both of these objectives, the control strategy is broken down into the following steps:
1) the reference of the output current is defined as i * (k + 1). The input voltage v i (k) is measured and also the output current i(k); 2) these measurements and the model of the system are used to estimate v(k + 1); then, v p dc (k + 1) and the output current i p (k + 1) are predicted for the next sample period for each of the valid switching states of 4Leg-IMC; 3) finally, the predictions are evaluated in a cost function g.
The state that generates the least tracking error will be applied during the next sampling time. 
B. Prediction Model
The discrete nature of power converters and control platforms gives rise to the requirement that the system equations be formulated in discrete time. The voltage v dc is defined by the input voltage at 4Leg-IMC, v i , and the matrix of the rectifier states T r . Therefore, the dc-link voltage in the next sample time k + 1 is given by the following expression:
The discrete expression of the output current i is obtained by using the Euler approximation as follows:
where T s is the sample time, i is the measure of the output current at instant k, and v is the estimation of the output voltage at time instant k, which is obtained as a function of the valid switching states of the converter.
C. Cost Function Definition
The cost function determines the tracking error that would be generated by each of the predictions with respect to the reference given for the next sample time k + 1. The switching state that generates the least tracking error in the cost function is selected and applied during the sample time k + 1. There are multiple ways to define tracking error. In this paper, the quadratic error will be used, as shown in the (19)
Further, the cost function must guarantee that a positive voltage is applied in the dc-link. This condition could be added to the cost function, but this would greatly increase the calculations required. For that reason, it is preferable to select the state of the rectifier beforehand as follows: the rectifier has six valid switching states of which only three are positive at any given time; it is, therefore, possible to immediately eliminate those which are not. Then, the three positive switching states are compared, and the greatest of the three is selected. Thus, the switching state that generates the greatest voltage in the dc-link will be applied. With the maximum voltage in the dc-link guaranteed, the cost function g will only evaluate the tracking error of the output current. The cost function can, therefore, be expressed by the following equation:
V. SIMULATION RESULTS
In this section, the predictive current control method is validated using Matlab-Simulink and the parameters given in Table V in the Appendix. Steady-state tests are carried out, and the dynamic behavior of the control strategy is studied. The current references are given as
where I u , I v , and I w correspond to the amplitudes of phase u, v, and w, respectively, and f is the output frequency. Fig. 5(a) shows the output currents i, output current references i * , and the neutral current i n . Good behavior of the output currents is observed as they track their respective references. As expected, since the reference currents are balanced, the neutral current is zero with only high-order harmonics due to the commutations. As shown in Fig. 5(b) , maximum dc-link voltage is obtained the entire time, independent of the load current conditions, and this voltage presents a waveform similar to a six-pulse rectification. Due to this condition, the source current i s is given as depicted in Fig. 5(c) . The ripple observed in these waveforms is produced by the resonance of the input filter due to the commutations, but this issue is beyond the scope of this paper. . This is the typical application for three-phase four-wire systems, where the load demand varies during each phase. The controller handles each phase current independently, and thus, the load currents track to their references with low steady-state error. This proves that the predictive strategy can control each current independently. The neutral current, which is the sum of the three-phase currents, flows through the fourth leg and presents a sinusoidal waveform because the unbalanced references are given with the same reference frequency. results showed fast dynamic response with no overshoot for any of the output currents.
VI. EXPERIMENTAL RESULTS
A. Description of the Experimental Setup
In order to validate and demonstrate the feasibility of the proposed current control method, an experimental prototype designed by the University of Nottingham has been used. The converter was built with Semikron SKM75GB123D dual IGBT modules for the rectifier side and a Semikron SK35GD126ET module for the inverter side. The control algorithm has been implemented using a host PC running MATLAB-Simulink 2006a software with real-time interface. The dSPACE DS1103 controller is used to handle the control processes such as load current prediction, load voltage estimation, and cost function minimization. The load currents are measured by LEM LAH 25-NP sensors. Feedback from the sensors is sent to the controller through the DS1103 I/O connector. The switching state to be applied in the converter is sent from the dSPACE after t = 19 [μs] initialized the interruption to a Nexys3 FPGA, which performs the zero dc-link commutation strategy (in 5 [μs] , where the dead time has been defined as 400 [ns]) in order to operate the converter safely. The converter requires a commutation sequence that allows a safe change of the rectifier switching state. This problem can be addressed by synchronizing the state changes in the rectifier with the application of a zero voltage space vector in the inverter stage. Under this condition, no current circulates through the dc-link and the rectifier state can be changed without the help of auxiliary commutation circuits [9] , [10] .
B. Delay Compensation
A large number of calculations are required in the predictive algorithm, and this causes a considerable time delay in the actuation. This delay can deteriorate the performance of the system if is not considered in the design of the controller. A solution to compensate for this delay is to calculate the cost function at the end of the next sampling period, g(k + 2). Thus, the selected switching state can be applied at instant k + 1, and therefore, one sampling period is available for calculations. To accomplish this, the control scheme is experimentally implemented asfollows:
1) measurement of the load currents; 2) application of the switching state (calculated in the previous interval); 3) estimation of current values at time k + 1, considering the applied switching state; 4) prediction of the load current for the next sampling instant k + 2 for all possible switching states; 5) evaluation of the cost function for each prediction; 6) selection of the switching state that minimizes the cost function.
C. Zero DC-Link Current Commutation
As previously mentioned, FS-MPC selects the optimal switching state that minimizes the cost function g and applies it to the converter during the next period k + 1. This optimal state is one of the n possible valid switching states of the converter of both the rectifier and inverter stages. In order to ensure a safe commutation of the switches, a synchronization of both stages is necessary. This is accomplished by considering a zero dc-link current commutation strategy, which can be synthesized by applying either state 15 or 16 (see Table III ) of the inverter stage. In other words, zero dc-link current is achieved when all the switches related to positive node P (S i1 , S i3 , S i5 , S i7 ) are closed or when all the switches related to negative node N (S i4 , S i6 , S i2 , S i8 ) are closed. With any of these two available switching states, the load current flows in a loop closed by the upper switches or by the lower switches of the inverter, allowing the rectifier commutate safe without any extra suppressing circuit or complex strategy. As an example, in Fig. 7 , it is observed that the initial state of the rectifier corresponds to state 6 in Table II , and in the inverter stage, state 13 is applied (see Table III ); see Fig. 8(a) . In order to generate zero dc-link current, state 15 is applied to the inverter as observed in Fig. 8(b) . While this state is applied, zero dc-link current is circulating, and thus, the rectifier can apply now state 1 of Table II without overvoltages and any interruption of the current [see Fig. 8(c) ]. After that, the inverter state can be changed to a new switching state or kept the initial as depicted in Fig. 8(d) . Finally, the new switching state is shown in Fig. 9 .
D. Experimental Results in Steady and Transient States
Figs. 10 and 11 show the behavior of the 4Leg-IMC operating with the same references considered in simulation section, where nearly the same behavior is observed in each case. Due to channel limitations of our oscilloscopes, it was not possible to measure the dc-link voltage. However, in Fig. 10 , it is evident that the performance of the input current is almost the same as the simulation results when maximum dc-link voltage is applied. Fig. 11 shows the behavior of the 4Leg-IMC operating with unbalanced output current references. As previously mentioned, this operating condition is very important because this is the typical application for three-phase four-wire systems. The output current behaves well, with good tracking of its respective references, and it performs almost the same as in the simulation. Again, this experimentally demonstrates that the method can independently control each phase current. In order to observe the dynamic behavior of the proposed method and compare it with the simulation results, Fig. 11(b) shows the behavior of the 4Leg-IMC operating with unbalanced current references. As expected, a good tracking to their references is observed, and due to the unbalanced load current references, a neutral current i n is circulating in the time window. Fast dynamic response is obtained with no overshoot for all the output currents, obtaining almost the same waveforms as those exhibited in the simulation results.
In order to assess the performance of the proposed control scheme, the percentage mean absolute current reference tracking error %e ix and THD percentage parameters, which have been defined in [46] , are used. Table IV shows the performance analysis of the proposed control method at different points of operation, and it compares the simulations to the experimental results. In all cases, the error is below 3 [%] .
Note that compared to the simulations, this result is slightly higher in the experimental results. Case 2 presents the greatest errors, obtaining an average error of 2.68 [%] . The calculation of THD is less than 6[%] in the experimental and simulation results, except in cases where unbalanced references are applied; there, the phases of smaller amplitude have greater THD. The cases with higher THD are those with a reference amplitude of 2 [A], with the maximum in case 4. As expected, the performance evaluation corroborates the good behavior of the proposed strategy in experimental and simulated implementations for a wide range of frequencies.
VII. DISCUSSION
Several control objectives, variables, and constraints can be included in the cost function, allowing a simultaneous control of all of them. However, when these control objectives are of a different nature, the combination of them in the cost function is not easy to implement and requires some weighting factors in order to prioritize between one control objective and another. This is still an open issue for research because there are no analytical or numerical procedures to adjust these parameters; they are determined using empirical methods. Cortes et al. [26] , [47] introduce different types of cost functions as well as procedures to select and adjust the optimal weighting factors depending on the application and type of cost function. An alternative implementation that does not require weighting factors has been recently presented in [48] .
One disadvantage when experimental implementations of FS-MPC are undertaken is the large computation requirement to evaluate the predictions related to each valid switching state of the converter. This computational demand increases for a converter (such as the 4Leg-IMC) with a large number of valid commutation states. Despite the new advances in more powerful and faster processors [31] , this computation time introduces a considerable time delay which can deteriorate the performance of the system if not considered in the design of the controller. As reported in [26] and [49] , not only does the computation time introduce this delay but also this delay can appear due to the need for future values of the references in the cost function, especially if T s is not sufficiently small. As previously discussed, this issue has been taken into consideration by predicting the variables for k = 2 instead of k = 1, because the real effect of applying the selected switching state is only reflected after the next sampling time. The main purpose of this paper has been to describe the experimental validation of a simple control strategy for the 4Leg-IMC. As demonstrated by simulation and experimental results, this simple control strategy generates a very good load current with almost sinusoidal waveform. The consequence of this technique is the square waveform of the input current, which is similar to a classical diode rectifier with large inductance at the load. In some applications, the users can operate with this low-quality current as shown in [2] , where the harmonics can be canceled by an array of converters interconnected by a multiwinding transformer. As reported in [2] , some applications that can be found are wind turbine generator systems, external elevators, skin-pass mills, among others. The control of the input side implies a more complex prediction model and control algorithm, with an additional prediction model, more measurements and computation time, obtaining an improved behavior of the input current such as depicted in Fig. 12 . As observed, by including a new term in the cost function, it is possible to obtain current in phase with its respective source voltage, but then new issues appear such as the resonance of the input filter (especially with uncertainties in the filter model, measurements errors, and with a not optimized input filter) as well as the selection of adequate weighting factors in the cost function. This issue is not in the scope of this paper.
VIII. CONCLUSION
In this paper, the experimental validation of a predictive current control strategy for a 4Leg-IMC has been presented, which represents a very attractive alternative for power electronics applications.
Simulation and experimental results have demonstrated that predictive control is very effective because it considers, in a very convenient way, the discrete nature of the converter switching states and the discrete nature of the microprocessor used to perform the control strategy. Our simulation and experimental results demonstrated a very good performance of the system in terms of percentage mean absolute current reference tracking error %e ix and THD percentage parameters that have been shown to be acceptable for these applications. Future research considers the assessment with classical modulation and control techniques and other issues such as the study under uncertain in the parameters, and improvement of the input current behavior.
APPENDIX
Simulation and experimental parameters are presented in Table V. 
